10055560 - GAU: 2813

PTO/SB/08a (01-08) Approved for use through 05/31/2008. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE

Receipt date: 01/24/2011

Sheet

Complete if Known Application Number: 10/055,560

Attorney Docket No: 085027-0058

Filing Date: 01-22-2002

First Named Inventor: MOU-SHIUNG LIN Art Unit: 2813

(Use as many sheets as necessary)

STATEMENT BY APPLICANT

Examiner Name: JAMES M. MITCHELL

US PATENT DOCUMENTS Publication Date Name of Patentee or Applicant of Cited Document Pages, Columns, Lines, No Number Initial * Where Relevant Passages or Relevant Figures Appear NONE

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T*
		NONE				

		R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T*
	1	MISTRY, K. et al. "A 45nm Logic Technology with High-k* Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging," IEEE International Electron Devices Meeting (2007) pgs. 247-250	
	2	EDELSTEIN, D.C., "Advantages of Copper Interconnects," Proceedings of the 12th International IEEE VLSI Multilevel Interconnection Conference (1995) pgs. 301-307	
	3	THENG, C. et al. "An Automated Tool Deployment for ESD (Electro-Static- Discharge) Cornect-by-Construction Strategy in 90 nm Process," IEEE International Conference on Semiconductor Electronics (2004) pgs. 61-67	
	4	GAO, X. et al. "An improved electrostatic discharge protection structure for reducing triggering voltage and parasitic capacitance," Solid-State Electronics, 27 (2003), pgs. 1105-1110	
	5	YEOH, A. et al. "Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65mm High Volume Manufacturing," Electronic Components and Technology Conference (2006) pgs. 1611-1615	
	6	HU, C-K. et al. "Copper-Polyimide Wiring Technology for VLSI Circuits." Materials Research Society Symposium Proceedings VLSI V (1990) pgs. 369-373	
	7	ROESCH, W. et al. "Cycling copper flip chip interconnects," Microelectronics Reliability, 44 (2004) pgs. 1047-1054	
	8	LEE, Y-H. et al. "Effect of ESD Layout on the Assembly Yield and Reliability," International Electron Devices Meeting (2006) pgs. 1-4	

/James Mitchell/ 03/15/2011 EXAMINER DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449) with MPEP 609 Draw line through citation if not in o through citation if not in conformance and not considered, include copy of this form with next ent is to place a check mark here if English language Translation is attached

Orphan

DM US 12693679-1.085027.0058

Receipt date: 01/24/2011 10055560 - GAU: 2813

PTO/SB/08q (10-49)
Approved for use through 65/14/206, 0MB 6551-4031
U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valide control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE

Sheet

Application Number: 10/055,560

Filing Date: 01-22-2002

First Named Inventor: MOU-SHIUNG LIN
Art Unit: 2813
Examiner Name: JAMES M. MITCHELL

(Use as many sheets as necessary)

STATEMENT BY APPLICANT

Attorney Docket No: 085027-0058

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS nclude name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item Evamina Cite (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. Initials' YEOH, T-S. "ESD Effects On Power Supply Clamps," Proceedings of the 6th 9 International Sympoisum on Physical & Failure Analysis of Integrated Circuits (1997) pgs. 121-124 EDELSTEIN, D. et al. "Full Copper Wiring in a Sub-0.25 pm CMOS ULSI Technology," Technical Digest IEEE International Electron Devices Meeting 10 (1997) pgs. 773-776 VENKATESAN, S. et al. "A High Performance 1.8V, 0.20 pm CMOS Technology 11 with Copper Metallization." Technical Digest IEEE International Electron Devices Meeting (1997) pgs. 769-772 JENEI, S. et al. "High Q Inductor Add-on Module in Thick Cu/SiLK™ single damascene," Proceedings from the IEEE International Interconnect Technology 12 Conference (2001) pgs. 107-109 GROVES, R. et al. "High Q Inductors in a SiGe BiCMOS Process Utilizing a 13 Thick Metal Process Add-on Module," Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pgs. 149-152 SAKRAN, N. et al. "The Implementation of the 65nm Dual-Core 64b Merom Processor," IEEE International Solid-State Circuits Conference, Session 5. Microprocessors, 5.6 (2007) pgs. 106-107, pg. 590 KUMAR, R. et al. "A Family of 45nm IA Processors," IEEE International Solid-State Circuits Conference, Session 3, Microprocessor Technologies, 3.2 (2009) 15 pgs. 58-59 BOHR, M. "The New Era of Scaling in an SoC World," International Solid-State 16 Circuits Conference (2009) Presentation Slides 1-66 BOHR, M. "The New Era of Scaling in an SoC World," International Solid-State 17 Circuits Conference (2009) pgs. 23-28 INGERLY, D. et al. "Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45nm High Volume Manufacturing," International 18 Interconnect Technology Conference (2008) pgs. 216-218 KURD, N. et al. "Next Generation Intel® Micro-architecture (Nehalem) Clocking 10 Architecture." Symposium on VLSI Circuits Digest of Technical Papers (2008) pgs. 62-63 MALONEY, T. et al. "Novel Clamp Circuits for IC Power Supply Protection." 20 IEEE Transactions on Components, Packaging, and Manufacturing Technology. Part C, Vol. 19, No. 3 (07-1996) pgs. 150-161

EXAMINER	/James Mitchell/	DATE CONSIDERED	03/15/2011

EXMINER: Intal if reference considered, whether or not obtains is in conformance with IMEPEOD on their through obtained not inconformance and not considered, include copy of his form with next communication is applicant i

Orphan

DM_US 12693679-1.085027.0058

10055560 - GAU: 2813

PTO/SB/08a (01-08) Approved for use through 05/31/2008. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO Complete if Known Application Number: 10/055,560 INFORMATION DISCLOSURE Filing Date: 01-22-2002 STATEMENT BY APPLICANT First Named Inventor: MOU-SHIUNG LIN Art Unit: 2813 Examiner Name: JAMES M. MITCHELL (Use as many sheets as necessary)

Attorney Docket No: 085027-0058 Sheet

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc., date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
	21	GEFFKEN, R. M. "An Overview of Polyimide Use in Integrated Circuits and	
	21	Packaging," Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pgs. 667-677	
	22	LUTHER, B. et al. "Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices," Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pgs. 15-21	
	23	MASTER, R. et al. "Ceramic Mini-Ball Grid Array Package for High Speed Device," Proceedings from the 45th Electronic Components and Technology Conference (1995) pgs. 46-50	
	24	MALONEY, T. et al. "Stacked PMOS Clamps for High Voltage Power Supply Protection," Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pgs. 70-77	
	25	LIN, M.S. et al. "A New System-on-a-Chip (SOC) Technology – High Q Post Passivation Inductors," Proceedings from the 53rd Electronic Components and Technology Conference (05-30-2003) pgs. 1503-1509	
	26	MEGIC CORP. "MEGIC way to system solutions through bumping and redistribution," (Brochure) (02-06-2004) pgs. 1-3	
	27	LIN, M.S. "Post Passivation Technology™ - MEGIC ® Way to System Solutions," Presentation given at TSMC Technology Symposium, Japan (10-01-2003) pgs. 1-32	
	28	LIN, M.S. et al. "A New IC Interconnection Scheme and Design Architecture for High Performance ICs at Very Low Fabrication Cost – Post Passivation Interconnection," Proceedings of the IEEE Custom Integrated Circuits Conference (09-24-2003) pgs. 533-536	

EXAMINER /James Michell/ D	ATE CONSIDERED 03/15/2011
----------------------------	---------------------------

Substitute Dasdoure Statement Form (PTO-1449)
se with INETP 000 Draw line through distalon in our in conformance and not considered, include copy of this form with next communication to marker (country, Applicant in p log ace a check mark here if English language Translation is attached. · EXAMINER Initial if reference consi

Receipt date: 01/24/2011